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The MacPITTS silicon compiler is a tool for the automated design of complete,
Very- Large- Scale Integrated (VLSI) microchips that was created at the Massachu-
setts Institute of Technology Lincoln Laboratory in the early 1980's [Massachusetts
Institute of Technology 1982 Conference on Advanced Research in VLSI, 1982, pp.
28-29]. To use MacPITTS a design engineer specifies the desired logic behavior
of a complete microchip in a source program written in a high level algorithmic
language. Writing this program is the only task that the design engineer need
perform—the entire design process is then performed by the compiler. The com-
piler extracts information from this program which it uses to create a mask level
layout in Caltech Intermediate Form (CIF). The layout when specified in this form
is suitable for use by silicon foundries for the fabrication of an actual microchip.
Use of a silicon compiler provides dramatic design time savings over handcraft-
ing layouts. The design—simulate—redesign cycle that occurs before fabrication of
handcrafted layouts is lengthy and therefore expensive. Handcrafted designs that
take many months of man-hours to complete using computer based engineering
design tools may be completed in a much shorter time by using a silicon com-
piler. Most VLSI designs today contain 20,000 to 50,000 devices. When human
engineers design these large chips they partition and design the project in teams.
Integrating the subsystems into a final working design requires close coordination
throughout the design process and a uniform approach on the part of all the design
teams. Using a silicon compiler to design automatically institutes uniformity in
the design process. The compiler uses embedded techniques and rigorous checking
and verification of design practices to ensure that the resulting circuit is "correct
by construction." These embedded functions often incorporate the practices of
expert integrated circuit designers. A good compiler can verify the functionality
and timing of a design after it has been implemented. Some can provide real-time
checking, verification and implementation strategies that flag potential errors and
hazards and prevent them from being entered into the design. All of these features
of silicon compilers contribute to the production of designs that are as correct as
possible before fabrication. This is extremely important in VLSI design because
it is difficult and costly to isolate design errors on a finished microchip. [Pollack,
Erickson, and Mazor, 1986, pp. 79-80]
The MacPITTS Silicon Compiler is actually a collection of programs each of
which performs a specific function. The base language of these programs is Franz
Lisp with extended functions for geometric cell layout provided by the Massachu-
setts Institute of Technology Lincoln Laboratory language L5 and by MacPITTS
itself. One way in which the programs can be categorized is to lump together all
those that are dependent upon a particular microchip fabrication technology and
those that are not. By altering only the technology dependent programs to reflect
the. design rules of a desired technology the rest of the compiler can become tech-
nology independent. This is a very desirable feature in the fast moving electronics
industry because a favored technology today may be outmoded tomorrow. The
technology dependent programs in the original MacPITTS compiler were based
on n channel Metal-Oxide-Semiconductor (NMOS) technology. NMOS has since
been largely replaced by Complementary-symmetry Metal-Oxide-Semiconductor
(CMOS) technology as the commercial technology of choice for low power consump-
tion VLSI applications. This transition in industry has occurred largely because
CMOS technology has matured to the point that it now rivals NMOS in switch-
ing speed yet consumes only a fraction of the power required by NMOS circuitry.
It is therefore a logical step to modify the technology dependent portions of the
MacPITTS Sihcon Compiler to support CMOS design rules.
One of the major technology dependent portions of MacPITTS is the body of
code within it that defines the geometric layout of logic cells. The compiler selects,
places, and interconnects these cells in such a way that the result is a design for a
physically achievable microchip that will behave as specified by the word picture
that the design engineer presents to the compiler in his or her source program.
These cells reside in what is essentially a library.
An ongoing project at the Naval Postgraduate School in Monterey, California,
has been the addition of a CMOS option to the technology dependent portions
of the MacPITTS Silicon Compiler. Since the work has progressed to the point
that the present compiler is a significant departure from the original MacPITTS
the hybrid NMOS/CMOS compiler is now referred to as the Monterey Silicon
Compiler.
The immediate goal of the research documented in this thesis is to create
and insert into the Monterey Silicon Compiler code a mask level integrated circuit
design of a high-speed static CMOS super buffer to replace the existing NMOS
version. In the Monterey Silicon Compiler architecture the super buffer is that
part of the branching fan-out tree that feeds clock signals from off-cliip to various
parts of a VLSI circuit. Since the super buffer is a gate in the path of incoming
clock signals it must be guaranteed to function within specified timing constraints
under given loading lest the operation of an entire chip fail due to the inability
of the clock circuit to drive the on chip storage registers within an acceptable
amount of time delay. From the designer's point of view the timing characteristics
of enhancement Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFET),
of which the super buffer is made, are controlled chiefly by the mask geometry
of the MOSFETs. Therefore, a major portion of this research is devoted to an
analysis of transistor sizing for static CMOS logic gates constructed from silicon
gate enhancement MOSFETs.
Transistor sizing is the principal means by which an integrated circuit design
engineer can influence the timing of a MOSFET. In a silicon compiler the design
engineer is a computer. Typically, human engineers achieve desired timing through
a design—simulate—redesign iterative method based on rules of thumb that are
handed down by successful engineers to junior engineers. A silicon compiler that
strives to optimize signal input to signal output delay time on a microchip cannot
work in this way—it must be given explicit instructions on how to decide what
transistor sizes are required to drive a given load, with a given supply voltage and
operating temperature, within a specified delay time. Chapter II, which deals with
the transistor sizing problem, is an original contribution to the field of time delay
optimization in silicon compiler generated custom CMOS VLSI circuits. A coher-
ent body of mathematical equations that detail how to size transistors to achieve
desired timing parameters under known loading conditions, operating temperature,
and supply voltage is derived in Chapter II. The equations are applicable to general
static CMOS design.
Although the Monterey Silicon Compiler is not capable of designing a circuit
that is constructed specifically to achieve a designer specified time delay this is
a topic applicable to the general field of silicon compilation. The equations in
Chapter II are useful to the Monterey Silicon Compiler as a design tool for the
construction of the individual logic cells in the library that the compiler uses to
build an integrated circuit floorplan. The equations developed are implemented in
a computer program that is included in Appendix A. The program is used to apply
the equations to a design problem, the design of the super buffer, in Chapter III.
The resulting mask level design is simulated with a SPICE MOSFET model that
is independent of the transistor sizing equations to verify the correctness of the
approach. The design is translated into L5 code and inserted into the Monterey
Silicon Compiler code for use in the automated design of custom CMOS VLSI
circuits. The design of the super buffer moves the Monterey Silicon Compiler
project one step closer to completion.
n. SIZING OF SILICON GATE ENHANCEMENT MODE
METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT
TRANSISTORS IN STATIC CMOS LOGIC DESIGN
A. CHARACTERISTICS OF STATIC CMOS CIRCUIT DESIGN
Static CMOS Logic gates are made from two distinct blocks of devices that
are connected together. Within one block are series combinations of p MOSFETs
or parallel combinations of p MOSFETs or both. The MOSFETs in the p block
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Figure 2.1 Schematic of a Possible p Block Configuration in a Static
CMOS Logic Gate
Figure 2.1 shows an example of a possible p block configuration [Weste and
Eshraghiaji, 1985, p. 16]. Within the other block are series combinations of n






Figure 2.2 Schematic of a Possible n Block Configuration in a Static
CMOS Logic Gate
the n block axe connected to ground. Figure 2.2 shows an example of a possible n
block configuration. [Weste and Eshraghian, 1985, p. 16]
Any load capacitance to be driven by a static CMOS logic gate is attached to
the node defined by the interconnection of the p and n blocks. Figure 2.3 shows
the interconnection of the two blocks with a capacitive load attached.
The simplest static CMOS logic gate is an inverter. The inverter shown in
Figure 2.4 consists of a single p MOSFET and a single n MOSFET. In an ideal
sense, each p MOSFET in a static CMOS logic gate may be thought of as a switch
along a path connecting the supply voltage to the load capacitance [Weste and
Eshraghian, 1985, p. 7]. Similarly, each n MOSFET may be thought of as a switch
along a path connecting the load capacitance to ground.
Figure 2.5 illustrates that a MOSFET that is conducting can be thought of
as a closed switch and that a MOSFET that is in cutoff can be thought of as an









Figure 2.3 Interconnection of p and n Blocks in Static CMOS Logic












Figure 2.4 Schematic of a Static CMOS Inverter without Capacitive
Loading
will be driven to the logic high level if enough switches in the p block axe closed to
create at least one complete path from the supply voltage to the load capacitance
and enough switches in the n block are opened to sever all paths between the load
capacitance and ground. Figure 2. 6.a illustrates this switch level behavior for the
inverter in Figure 2.4. The voltage across the terminals of the load capacitance
will be driven to the logic low level if enough switches in the n block are closed to
create at least one path from the load capacitance to ground and enough switches
in the p block are opened to sever all paths between the supply voltage and the
load. Figure 2.6.b illustrates this switch level behavior for the inverter in Figure
2.4.
B. DERIVATION OF EQUATIONS FOR TRANSISTOR SIZING IN
A STATIC CMOS INVERTER
1. Overview
In the physical world MOSFETs are not ideal switches. In addition to the
capacitive load that they must drive they have internal parasitic capacitances and
resistances that must also be driven. These parasitic capacitances and resistances
are chiefly determined by operating temperature, various parameters associated
with the fabrication process, and the physical dimensions of the MOSFETs. Only
the third factor, the physical dimensions of the MOSFETs, is under the control of
a circuit designer.
It is essential that the circuit designer, be it a human or an automated CAD
tool like a silicon compiler, have a method to determine the physical dimensions
of the MOSFETs in a static CMOS logic gate that are required to drive the load.
The method presented here finds the dimensions of the p and n MOSFETs in
the inverter of Figure 2.4 that are required to drive the parasitics and known




Figure 2.5 Switch Level Idealization of MOSFET Behavior
for the development of this method because it is the simplest static CMOS logic
gate and as such the method developed for the inverter can be easily extended to
general static CMOS logic design, the topic of Section C.
2. Rise Time and Fall Time Determination
Table 2.1 gives the ideal (first order) equations of the Shichman-Hodges
model describing the behavior of MOSFETs in their three regions of operation:
cutoff region, linear region, and saturation region [Hodges and Jackson, 1983, p.
51, and MicroSim Corp., 1987, p. 78]. Table 2.1 refers to the variable KP{T}.
KP is one of the 58 variables used in the SPICE circuit simulation program, a
standard CAD tool for the design and simulation of MOSFET circuits. Table
2.2 presents only those MOSFET model parameters used in this thesis as defined
in MicroSim Corporation's PSpice program documentation [MicroSim Corp., 1987,
10
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Figure 2.6 Switch Level Idealization of Static CMOS Inverter Behavior
pp. 74-76]. The model parameters can be grouped into two broad categories: those
that represent the mask geometry of the on-chip devices and those that represent
the electrical and metallurgical properties of the chip due to the particular type of
fabrication process used to construct the microchip.^ As stated in Section B.l,
^ A good discussion of the physical meaning of the SPICE MOSFET model
parameters can be found in, "The Simulation of MOS Integrated Circuits Using
SPICE2, iMemorandum No. M80/7, February, 1980", by Vladimirescu and Liu.
The paper is available through the Electronics Research Laboratory Industrial
Support Office at the University of California at Berkeley.
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the circuit designer is able to modify parameters in the first category but not those
in the second.
Some of these parameters axe temperature dependent. The effects of tem-
perature on those SPICE MOSFET model parameters used in this thesis are de-
fined by the equations in Table 2.3. These equations axe drawn from the program
documentation for PSpice by MicroSim Corporation. [MicroSim Corp., 1987, p.
80]
Note that positive drain current in an n channel enhancement MOSFET
flows from drain to source. This is illustrated in Figure 2. 7. a. In a p channel
enhancement MOSFET it flows from source to drain [Sedra and Smith, 1982, p.
311]. This is illustrated in Figure 2.7.b.
Section B.l states that the load on a MOSFET is capacitive. Switching
from one logic level to another therefore involves the charging or discharging of
the parasitic and load capacitors and this requires time. The time that it takes a
voltage waveform to rise from 10% to 90% of its steady state value is defined to be
its rise time, denoted t^. Fall time, denoted t^, is defined to be the time it takes
a voltage waveform to fall from 90% to 10% of its steady state value. [Weste and
Eshraghian, 1985, p. 137]
The following discussion is based on a method of finding the rise and fall
time of a static CMOS inverter proposed by Weste and Eshraghian [Weste and
Eshraghian, 1985, pp. 137-140]. Given the circuit of Figure 2.8 in which C^ is
initially charged so that Vq = Vdd, a pulse of magnitude Vdd is applied to Vin.
The eff'ect of the pulse on the circuit's behavior is plotted in Figure 2. 9. a. In this
figure the regions of operation of the n MOSFET and p MOSFET are labeled in
accordance with the definitions of the regions presented in Table 2.1. From Figure
2. 9.a it is evident that the p MOSFET immediately enters the cutoff region where
12
TABLE 2.1 MOSFET DRAIN CURRENT EQUATIONS
(FROM MICROSIM CORPORATION'S PSPICE)
DEVICE
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Figure 2.7 Current Flow in MOSFETs
drainp = 0. The n MOSFET passes through two regions as Vq fails: the saturation
region, then the lineax region. It is possible then to redraw Figure 2.8 els Figure
2.9.b during fall time with the understanding that /^jrain i^ dependent upon the
region of operation of the n MOSFET as the capacitor voltage, Vq, falls. Indeed,
this is the reason for the use of a dependent current source symbol in Figure 2.9.b.
From Weste and Eshraghian [Weste and Eshraghian, 1985, p. 139]:
".
. . it is evident that the fall time, tp consists of two intervals:
1. t = period during which the capacitor voltage, Vq, drops from
0.9 • Vdd to (Vdd - Vto^{T}) [/drainn - saturation current]
.
2. t r = period during which the capacitor voltage, Vq, drops from
{Vdd - VtoJT}) to 0.1 • Vdd [/d,^i„^ = linear current]."
Figure 2.9.b can now be used to write an equation at the interconnection
node based on KirchofF's current law: ^
^drain„-(-^'c)=0
^ Current flow convention: Current flowing out of a node is positive, current
flowing into a node is negative.
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TABLE 2.2 PSPICE MOSFET MODEL PARAMETERS
(FROM MICROSIM CORPORATION'S PSPICE)
L channel length meter
W channel width meter
AD drain diffusion area square meter
AS source diffusion area square meter
PD drain diflnision perimeter meter
PS source diffusion perimeter meter
LEVEL model type (1, 2, or 3)
LD lateral diffusion meter
VTO 0-bias threshold voltage volt
KP transconductance amp/volt^
GAMMA bulk threshold parameter volt^/2
PHI surface potential volt
LAMBDA channel-length modulation volt-i
RD drain ohmic resistance ohm
RS source ohmic resistance ohm
RSH drain, source diffusion sheet resistance ohm/sq.
PB bulk junction potential volt
CJ bulk jtmction 0-bias bottom capacitance/area farad/meter"^
CJSW bulk junction 0-bias perimeter capacitance/length faxad/meter
MJ bulk junction bottom grading
MJSW bulk jtmction sidewall grading
EC bulk junction fwd-bias cap. coef
CGSO G-S overlap cap./channel width farad/meter
CGDO G-D overlap cap./channel width farad/meter
NSUB substrate doping density- 1/cm^
NSS surface state density- 1/cm^
NFS fast surface state density 1/cm'
TOX oxide thickness meter
TPG gate material:
-f-l"= opposite of substrate
— 1 = same as substrate
= aluminum
XJ metalliirgical jvmction depth meter
uo surface mobihty cm' /volt-sec
UCRIT mobility degradation critical field volt/cm
UEXP mobihty degradation exponent
VMAX max. drift velocity meter/sec
NEFF channel chaxge coef.
DELTA width effect on threshold
15
TABLE 2.3 MOSFET TEMPERATURE EFFECTS
(FROM MICROSIM CORPOPATION'S PSPICE)
EG{T] = L16 - (0.000702 T'^) / {T+ 1108)
PB{T] = PB ' T/Tnom -Z-Vt- ln(T/Tnom)
~EG{T} + Eg{Tnom} T/Tnom
PHI{T] = PHI T/Tnom -Z-Vt- ln{T/Tnom)
-EG{T] + Eg{Tncnn] • T/Tnom
CJ{T] = CJ • (l + MJ (.0004 • (T - Tnom) -f (1 - PB{T]/PB))\
CJSW{T] = CJSW
,
'{l + MJSW (.0004 • (T - Tnom) + (1 - PB{T}/PB))\
KP{T] = KP {T/Tnom)-'^!'^
UO{T] = UO {T/Tnom)-''/'^
^r./,.x...{^} = {KP{T] 100 • TOX)/[UO{T] 6,)
Note:
All temperatures in degrees Kelvin
Tnom. = nominal temperature (assumed to be 300.15 K)
€g = Electric Field Constcmt (permittivity of vacuum) [-^]
Vt = K • T/q (thermal voltage)
K = Boltzmann's constant
q = electron charge





Figure 2.8 Schematic of a Static CMOS Inverter with Capacitive Load-
ing
drain n ' /. '< in Idt dt (2.i;





After substituting Vds^ = Vq and Vgs^ = Vin = Vdd and some algebraic
manipulation this equation becomes:
dt =
2-C,
{j^) {KPJT]) . (Vdd-VtoJT})
1-dV, (2.2)
Integrating the left side of equation (2.2) from t = t^ to i = ^2 ^^^ the right
side over the corresponding output voltages Vq = ().^Vdd to Vq = Vdd — Vto^{T]
gives:
tf =h ( w.
2-C^- (Vto^[T] -Q.l-Vdd)
^y [KP^{T]) . {Vdd~Vto^{T]y (2.3:
17
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Figure 2.9 Effects of the Rising Edge of a Pulsed Input on a Static
CMOS Inverter














Integrating the left side of equation (2.5) from t = t2 tot = t^ and the right
side over the corresponding output voltages Vq = Vdd — Vto^{T} to Vq = O.lVdd
gives:
''
^^).(KPjT])-{Vdd-VtoJT}) "'\ ydd )
(2.6)
The total fall time, i^, is found by summing equations (2.3) and (2.6):
2Cr
V - Vl ^ */2 ~





{Vdd-Vto^{T]) "^ 2 °^^ V ydd
A similar procedure may be applied to find the rise time, t^. Given the
circuit of Figure 2.8 in which C^ is initially discharged so that V^ = 0, the input
voltage instantaneously falls from F-^ = Vdd to V^^ = 0. The effect of the input
voltage on the circuit's behavior is plotted in Figure 2. 10. a. In this figure the
regions of operation of the n and p MOSFETs are labeled in accordance with the
definitions of the regions presented in Table 2.1. From the figure it is evident that
the n MOSFET immediately enters the cutoff region where /^jjain ~ ^- '^^^^ P
MOSFET passes through two regions, as Vq rises: the saturation region then the
linear region. It is possible then to redraw Figure 2.8 as Figure 2.10.b during rise
time with the understanding that /jj^i„ is dependent upon the region of operation
of the p MOSFET as the capacitor voltage, Vq, rises. Figure 2.10,b can be used to
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Figure 2.10 Effects of the Falling Edge of a Pulsed Input on a Static
CMOS Inverter
Since the p MOSFET peisses through two regions of operation during the
rise time, equation (2.8) must be applied separately to each region and the separate
results are summed together. The lower voltage Hmit in the time span denoted t^
is O.lVdd. The upper limit may be found from Figure 2. 10. a. In Figure 2. 10. a. the
p MOSFET crosses over from the saturation region to the linear region when:
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\Vds^\ = \Vgs^\-\Vto^{T}\ (2.9)
But
\VdSp\ = Vdd-VQ (2.10)
\Vgs^\ - \Vto^{T}\ = Vdd - \Vto^{T}\ (2.11)
Substituting equations (2.10) and (2.11) into (2.9) and solving for Vq gives:
^0 = \Vto^{T]\ (2.12)
Thus the rise time intervals t^ and t^ are defined:
1. t^ = period during which the capacitor voltage, Vq, rises from O.lVdd to
\ytOp{T}\ [/d,^i„p = saturation current].
2. t^ = period during which the capacitor voltage, Vq, rises from [Vto {T}|
to O.QVdd [/jrain = linear current].
The drain current equations are substituted into equation (2.8) for the two
regions of operation of the p MOSFET in identical fashion to the procedure used
in determining tf for the n MOSFET. The result is:
2-Cr
r ^1 ' r2
{i^)-i^'^Ppm)-i^dd-\vto^{T]\)
{\VtOj^{T}\-0.1-Vdd) 1 / 19 -Vdd- 20 -iVtOpiT]]
+ :; log.{Vdd- \Vto {T]\) 2 ''^ V ydd
(2.13)
Figure 2.11 shows an idealized MOSFET where L and W are the length
and width of the channel, respectively. In the fabrication process that produces
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this ideal MOSFET doping ions diffuse only vertically down into the substrate
through designer specified windows in the mask that define the source and drain
regions. Figure 2.12 shows the result of a more true to life fabrication process. In
this process the doping ions diffuse not only vertically down into the substrate but
laterally under the edges of the window as well. The effect is that the drain and
source regions are bloated in all directions by an amount LD. Since this lateral
diffusion also occurs at both ends of the channel, the channel length is effectively
reduced by 2 • LD. The effective channel length is denoted
-^g// ^^ Table 2.1 and
in equations (2.7) and (2.13). For short channel devices this decrease in channel
length can have a significant impact on drain current.
Rewriting equations (2.7) and (2.13) in terms of effective channel length
gives:
' {L7^hD:)-{KPn{T})-{Vdd-VtoJT})
{VtoJT] -OAVdd) 1 no Vdd- 20 VtoJT] \











where Vto^{T} and \VtOp{T}\ are defined in Table 2.1 and KP^{T} and A'P^fT}
are defined in Table 2.3.
Delay time, denoted t^, is the time it takes a logic transition to pass from
the input of a gate to its output. In fully restored CMOS logic t^ is explicitly
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Figure 2.12 Effects of Lateral Diffusion of Doping Ions on a Physical
MOSFET
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signal to a gate transitions through Vdd/2 and the moment that the output affected
by that input transitions through Vdd/2 [Weste and Eshraghian, 1985, p. 141]:
lavg (2.16)
One of the more attractive feature of CMOS circuits is that symmetric
output sourcing and sinking currents are easily achieved resulting in equal rise and
fall times. When this is achieved t.
»avg
becomes:
_ «r _ </
lavg (2.17)
To achieve t^ = t. for the inverter in Figure 2.8 equations (2.14) and (2.15)






(L„ - 2 • LPJ • (KP^{T}) • (Vdd - \Vto^{T}\)
(l^ - 2 • LD^) (KPJT}) . (Vdd - VtoJT})
(vdd-Vto„{T}) ^2-^Ogel Vdd )^
{\VtOp{T}\-0.lVdd)
^
^ ^^^ ( l9-Vdd-20-\Vto,{T}\
(vdd-\Vto,{T}\)
+ |-log.(i^ Vdd )
(2.19)
In the drain current equations of Table 2.1 it is evident that as the channel
length, L, is decreased drain current increases. To maximize speed, L should be the
minimum channel length permitted by the design rules of the particular technology
being used. This length is usually the same as the minimum feature size of the
technology.
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Keeping in mind the previous paragraph on the selection of L^ and L
,
all the values on the right side of equation (2.18) axe now known except for W .
Once W„ is found, a W„ that results in < , ~ i, and t. ~ ^ ~ ^f can be readilyp ^ n J r oavg 2 2 •'
obtained from equation (2.18). Finding W is dealt with in Section 4.
3. Capacitive Loading
The load capacitance, C^, has been referred to in Section B.2, but not
yet described. The term C
^^
represents three parallel capacitances [Weste and
Eshraghian, 1985, p. 123]:




^^^total ^ ^^^ diffusion capacitance of the drain
regions connected to the output
C >^gate = gate capacitance of the load devices connected
to &d
devices
to the output of the gate under design
C^ = routing capacitance of the interconnect
between the p block, the n block, and the load
It should be noted that in the definition of the term Clj the word
'"'total
region is plural. That is to say that in Figure 2.8 each transistor, when active,
must drive not only its own drain diffusion to substrate capacitance but also that
of the other transistor that is connected to it. This is so because the drains are
connected together resulting in parallel capacitances. C'^^total'^/ S^^^i *^^^^ ^r
load
devices
are described in the next three subsections.
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a. Diffusion to Substrate Capacitance of the Interconnection
Node
Figure 2.13 shows a drain area diffused into the substrate and bloated
by an amoiint LD in all horizontal directions. To the top of the figure would be
the channel, but the channel, gate, cind source have been removed to make clear
that only the drain area is being considered here. At the bottom end of the drain
is an area of diffusion that protrudes. This area has been reserved for a metal to
diffusion surface contact. Similar contacts may be placed alongside this contact at
the bottom end of the drain or on the sides of the drain or both (but obviously not
at the channel end). The important drain area dimensions shown in Figure 2.13
axe:
W^^^^ = Effective diffusion width = W -^2- LD
L^ e// — Effective diffusion length = L^ ^^^j^ + 2 • LD
where Lj
^^^^j^ is the mask level diffusion length
W^ ^rr = effective contact width = W^-\-2 • LD
where W^ is the mask level contact width
L^ = mask level contact length
In Figure 2.13 the length of the contact area at the bottom edge of the
diffusion runs from top to bottom, and the contact width runs from left to right.
If contacts were placed along the sides of the diffusion area shown in Figure 2.13
their lengths would run from left to right in the figure while their widths would
run from top to bottom. These dimensions are just the reverse of the dimensions
of the contact along the bottom edge of the diffusion area in Figure 2.13.
From Figure 2.13 the drain area is defined:
AD = W,^^^^ . L,
,^^
+ N . W^^^jj . L, (2.21)
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where N is the number of metal to diffusion contacts placed around
the diffusion area.
From Figure 2.13 the drain perimeter is defined:
PD = 2- (W,^^^^ + I,,,^; + N-L^)=2^ W,,,^^ + 2 • (l,,,^^ + N • L^) (2.22)
where N is as defined in equation (2.21)
TO CHANNEL
substrata
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Figure 2.14 Bulk-Drain Depletion Capacitance and Metal to Diflfusion
Contact Capacitance
Figure 2.14 shows the three capacitances of concern in calculating Cbd.
CJ{T} and CJSW{T} in Figure 2.14 are defined in Tables 2.2 and 2.3. C^^ is
the capacitance that results by bringing metal into contact with the protrusion
areas—-like the one at the bottom edge of the diffusion in Figure 2.14—that are
reserved for metal to diffusion contacts.
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Having defined the dimensions of the drain diffusion and its capacitive
components, Cbd may now be defined [MicroSim Corp., 1987, p. 79]:
Cbd{T, Vbd} = bulk-drain depletion capacitance
+ metal to diffusion contact capacitance
= bottom junction capacitance + sidewall capacitance
+ metal to diffusion contact capacitance
= AD CJ{T} Cbdj{T,Vbd]
^PD • CJSW{T] • Cbds{T, Vbd]
(2.23)
Cbd is a function of Vbd because Cbdj and Cbds in equation (2.23)
are functions of Vbd. This implies that all three will vary during switching due to
variations in bias level. To reduce the difficulty that this introduces in the analysis,
values that are dependent on temperature only may be assigned to Cbdj and Cbds
if the values assigned are chosen carefully and with good judgment. [McCarthy,
1982, p. 58]
MicroSim's PSpice defines Cbdj{T, Vbd} and Cbds{T, Vbd} [MicroSim
Corp., 1987, p. 80]:
Cbdj {T, Vbd} = [l-FC)-^^-^^^-^^
'(l- FC {! + MJ) + MJ \Vbd\lPB{T}\ [dimensionless] (2.24)
Cbds{T, Vbd] ={\- irc)-(i + '^^-^^^^)
'(\- FC [!+ MJSW) + MJSW- |yM|/P5{r}) [dimensionless]
(2.25)
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During switching 0.1 • Vdd < \Vbd\ < 0.9 -Vdd. \Vbd\ does not dwell at
either end of this range any longer than it does at the other. Therefore, Cbdj and
Cbds may be expressed els function of T, independent of Vbd by simple averaging:
chdj,^.,m =
l






Substituting equations (2.26) and (2.27) into equation (2.23) allows
Cbd to be expressed as a function of temperature only:
Cbd{T} =AD CJ{T} • Cbdj^^^{T] + PD CJSW{T} Cbds^^^{T]
+ N.L^-W^-C^, (2.28)
Substituting equations (2.21) and (2.22) for the drain area and drain
perimeter into equation (2.28) and grouping terms gives:
Cbd{T}
=W,^^ff [L.^^j^ CJ{T] Cbdj^^^{T} + 2 • CJSW{T] Cbds^^^{T])
+ 2 • (l,,,^^ + iV • L,) • CJSW{T} Cbds^^^iT)
+ N-L^- {W^^^^^ . CJ{T} • Cbdj^^^{T} + W^ . C^,) (2.29)
Figure 2.15 is a literal translation from the schematic in Figure 2.8
(with no load attached) to a mask level layout. That is to say that the p and n
MOSFETs are in the same position with respect to one another in Figure 2.15 as
they are in Figure 2.8. Figure 2.15 shows graphically why each transistor drives
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not only the load and its own drain diffusion capacitance but the drain diffusion
capacitance of the other transistor as well. It is because the two drain areas are
hard-wired together.
Since the two capacitances Cbd {T} and Cbd^{T} are in parallel with
one another Cbd^^^^^{T} becomes:
CKotaii^} = Cbd^m + CbdJT} (2.30)
Equation (2.30) can now be fully expanded according to the following procedure:
1.) Expand W^ ^^r, L^ ^ //•, and W^ ^ r ^ in equation (2.29) according to their
definitions at the beginning of Section B.3.a.
2.) Take the expression resulting from step 1 and substitute it into equa-
tion (2.30).




C'Hotaim =Wp-C + D [farad] (2.31)
where
C = ([i.,„.askp + 2 • LD^] . CJ^{T} . Cbdj^^.JT]
+ 2.CJSW^{T}.Cbds^^^jT]



































Figure 2.15 Mask Level Layout of a Static CMOS Inverter
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D = Y,\2-LD^- ([^d, ™ask. + 2 . LD^] CJ,{T} Cbdj^^^JT}
+ 2-CJSW^{T}-Cbds^^^JT})
for X = p, n
(2.33)
and A in equation (2.32) is defined by equation (2.19).
b. Gate Capacitance of the Next Stage
The capacitance of the input gates of the immediate next logic stage
is determined in this section. Figure 2.16 shows a single load MOSFET from a
top view. The load channel dimensions W^io^d ^^^ ^ch load eff ^^^ defined in Figure
2.16 where:
^c/i,load,eff — -^cA.load.mask ~ 2 • LZ?
Figure 2.17 shows three capacitances formed between the gate material above the
surface plane of the wafer and the channel and diffusion areas below. The capaci-
tance Cg is the capacitance that forms between the gate and the substrate. This
capacitance is much larger when the load transistor is off than when it is on. In
design work it is always safest to estimate capacitive loading conservatively so that
a realistic safety margin is allowed for variable operating conditions of a physical
device. Since the load capacitance component is largest when the load transistor





Figure 2.16 Load MOSFET Channel Dimensions
will be operated at low frequency (below 100 Hz).^ For low frequency operation
Cg may be estimated from [Weste and Eshraghian, 1985, p. 125]:
•^0 °
^rel,oxide {-^}\Cg = TOX ^c.,load,ma.k-2-i:^]-^oad) (2-34)
Cgs and Cgd in Figure 2.17 are the capacitances between the gate and
the source diffusion and between the gate and drain diffusion. These capacitances
axe a direct result of the overlapping of the gate and drain and of the gate and
source caused by the lateral diffusion of doping ions into the intended channel area
^ Note that channel length becomes shorter when the load device oper-
ates in the saturation region. In saturation, L ^ . , , <•/• = (L^l ,„,j „,oi, —2-LD) •o ' en,load, e// v cA,loaa,masK ^
(l — LAMBDA • IV'j^l)- Since the load device operates in all three regions—cutoff,
linear, and saturation—the region chosen for modeHng the physical load channel
length is that which yields the most conservative estimate for Cg, namely the linear
region where i:,y,,ioad,e// = ^cA,ioad,ma3k -^LD.
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as discussed in Section B.2. Cgs and Cgd are determined from [MicroSim Corp.,
1987, p. 80]:
Cgs = CGSO • W,^^^
Cgd = CGDO W,^^^























Figure 2.17 Load MOSFET Gate Capacitance
As Cg, Cgs, and Cgd are in parallel with one another, Cy^g3ite is
equal to their sum over ail load devices:
load
devices














+ CGSO W,^^, + CGDO W,^^,




Routing capacitance between layers or between a layer and substrate
is determined by multiplying the capacitance per unit area measured between the
specific layers by the axea that is jointly occupied by both layers. Values for these
unit area capacitances must be obtained from the fabrication facility being used.
Typical values for a 4 micron, two level metal, silicon gate CMOS process are
provided in Weste and Eshraghian [Weste and Eshraghian, 1985, p. 135]. An
alternate method is to remove C^ from equation (2.20) and compute the delay due
to routing capacitance separately. A paper by John L. Wyatt, Jr. entitled, "The
Practical Engineer's No-Nonsense Guide to On-Chip Signal Delay Calculation,"
available through the M.I.T. VLSI memo series gives worst case bounds on delay
time due to routing for use in this type of approach [Wyatt, 1987]. Note that the
capacitance due to diffusion to metal contacts on the drains wired to the node that
connects the p and n blocks is considered separate from C^, and is developed in
Section B.3.a.
4. Finding Wp and W^
Figure 2.15, which was discussed in Section B.S.a, shows the dimensions
W and W^. As discussed in Section B.l, the circuit designer needs to have a
method to determine the widths W and W^ required to drive the parasitics and
known capacitive load within a designer specified time constraint given some ex-
pected temperature and supply voltage operating conditions. All that has been
accomplished thus far in Chapter II is to gather together the tools necessary to
make this calculation. In this section the tools are used together to find W and
W^ for the static CMOS inverter of Figures 2.8 and 2.15.
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But C r is itself a function of the unknown W„ sinceL p
C^ = Cbd^^^^^ + C^^gate + C^. ;from equation (2.20)
lo&d
devices
Cj^ = C-Wp + D'\- C ^gate + C^ ; from equation (2.31)
lo&d
de vices

















Substituting equations (2.42) and (2.43) into equation (2.41) gives:
C^ = C-Wp^Di-B + E (2.44)
Substituting equation (2.44) into equation (2.36) and solving for W gives
the final result for the static CMOS inverter:
W F-{G + H)-{B + D + E)
1 - F C - {G
-b H) (2.45)
W^ =W -A (from equation (2.18)) (2.46)
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The equations defining the variables in equations (2.45) and (2.46) are
referenced in Table 2.4.
Practical calculation of W requires a computer program. A program to
calculate W
,
W„, and all other MOSFET parameters required on a MOSFET
card in a PSpice deck is provided in Appendix A. This program is written for an
HP41CX with card reader and two extended memory modules.
TABLE 2.4 IMPORTANT EQUATIONS













With respect to the drain diffusion region, only its capacitive value has
been determined thus fax. Proper modeling of a MOSFET in PSpice requires
that the drain resistance be provided as well. Figure 2.18 shows a simple drain
diifusion region (substrate omitted from the figure) and its resistive equivalent, RD.




„ ^ lengthRD =p ^
end face area
where p is the average resistivity for the diffusion layer.
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In terms of SPICE paxameters [McCarthy, 1982, p. 59]:
RSH = XJ (2.48)
Therefore,
RD = p 'd,tff
^d.ff ^^
RD = RSH XJ 'd,eff
RD = RSH W + 2-LD (2.49)
' / Pes 1 3t 1 ue \
/ \Equi yalant/






Figure 2.18 Drain DiJQfusion Region and Resistive Equivalent
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Figure 2.19 shows a drain diffusion area with a single contact axea defined
and a resistive equivalent. Since R and R^ in Figure 2,19 are in series:
















Figure 2.19 Drain Diffusion Region with a Single Metal to Diffusion
Contact Area and Resistive Equivalent
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Figure 2.20 is an extension of the resistance calculations performed in
equations (2.49) and (2.51) to the general case where several contact areas may be
placed around the diffusion area. In the figure
•eq J_ I J_ I 1_
But assuming that all the contact areas have identical dimensions, R^ = R2 =
•
.
= R^ = R^^ where R^ is the resistance of any one contact area and so:
R., = jj- Re (2.52)
Using the results of equations (2.52) and (2.51) gives the drain resistance for the
general case depicted in Figure 2.20:
RD = R-hR,,= RSH
) N \W+2-LD)W + 2-LD J VV7+2-LD (2.53;
Given that the contact areas employed by the designer are of the minimum
dimensions permitted by the design rules for the technology being used, equations
(2.23) in Section B.3.a. and (2.53) in this section confirm an intuitive trade off:
• placing more contact areas decreases drain resistance but increases drain
capacitance.
• placing fewer contact areas decreases drain capacitance but increases drain
resistance.
6. Theoretical Bounds on Inverter Performance
Equation (2.45) can be manipulated algebraically into the form:








Figure 2.20 Drain Diffusion Region with N Metal to Diffusion Contact
Areas and Resistive Equivalent
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The denominator of equation (2.54) shows that the p transistor width, W
,
goes to infinity as the denominator goes to zero which occurs at the point where:
2-{L^-2-LD^)-C-{G + H)
ir = (2.55){KP^{T]).{Vdd-\Vto^{T]\)
Obviously the p MOSFET required to source enough current to achieve the
rise time defined by equation (2.55) would be so large as to be physically impossible
to construct. Therefore, equation (2.55) imposes a theoretical bound on the rise
time achievable by a static CMOS inverter of the type shown in Figures 2.8 and
2.15.
If a previously constructed inverter is being examined its minimum theo-






It is important to realize that the inverter being examined may have been
constructed such that the variable A in the expression W^ = W A is not defined
by equation (2.19). In such a case, the numerical value of A that is obtained from
the physical layout of the inverter should be used in the calculation of the variable
C in equation (2.56).
For this same inverter that has already been constructed the amount of
capacitance that it can drive m t^ seconds can be determined theoretically by
manipulating equation (2.45) into the following form:
-(tr) {I<Pp{T}) {Vdd-\Vto^T}\)
B -\-E = W„ ~C -D ;2.57)2.[L^-2-LD^)-{G + H)
The same caveat about the variable A that was applied to equation (2.56)
is equally applicable to equation (2.57).
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C. EXTENSION OF THE STATIC CMOS INVERTER TRANSIS-
TOR SIZING EQUATIONS TO GENERAL STATIC CMOS
LOGIC DESIGN
The static CMOS inverter in Figures 2.8 and 2.15 involved only a single p
MOSFET in the p block and a single n MOSFET in the n block. Figure 2.21 shows a
compound gate that implements the logic function F = [{A • B) -{- {C • D)) [Weste
and Eshraghian, 1985, p. 15]. There are two parallel combinations of p MOSFETs
in the p block of this compound gate. The two parallel combinations are in series
with one another. A similar situation exists in the n block. To apply the equations
developed in Section B to a problem like translating from the schematic in Figure
2.21 to a mask level layout requires that some of the variables in equation (2.45)
be modified.
Equation (2.30) is the basis for computing Cbd^^^^^^{T} in the static CMOS
inverter of Section B. Section B.3 states that Cbd^^^^^{T} involves all of the drain
regions hard wired to the interconnection node from which the output is taken.
For the static CMOS inverter of Section B this involves only one drain in the p
block and one drain in the n block. For a compound gate Cbd^^^^^ {T] can involve
considerably more drain diffusion area than that. For example, in Figure 2.21 there
are four drain regions wired to the interconnection node. If signals A and C are
low and signals B and D are high in Figure 2.21, the p MOSFET fed by signal .4
will have to drive the load capacitance, the capacitance of its own drain, and the
capacitance of the other three drains wired to the interconnection node as well.
Therefore, equation (2.30) is modified for general static CMOS logic design:
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Figure 2.21 Static CMOS Compound Gate Implementation of
F = ((A B) + {C- D)).
46
where
^ = the total number of p drains attached to the interconnection node
between the p and n blocks, each with identical dimensions.
ifn= the total number of n drains attached to the interconnection node
between the n and p blocks, each with identical dimensions.
Equation (2.58) can now be fully expanded according to the same procedure
used to expand equation (2.30) in Section B.3.a. The result is that:
Cbd,,t^ {T} = W^-C' + D' [farad] (2.59)
where C and D' are no longer defined by equations (2.32) and (2.33):
C = (#, • [L,,^.s^^ + 2 . LD^] . CJ^{T] . Cbdj^^.JT}
+ i^^-2-CJSW^{T}-Cbds^^^JT}
+ #n • ^' • [^...askn + 2 • LD^] • CJJT} Cbdj^^^jT}
+ #„ • A' . 2 • CJSWJT} . Cbds^^^JT}) (2.60)
where A' is defined later in equation (2.64).
X I-
+ 2-CJSW^{T]-Cbds^^^^^{T])
+ 2 • ([i:,,^,3ic. + 2 • LD^] + iV, I,,) • CSJW^{T] • Cbds^^^^^{T]
+ ^x • ^c. • ([^^c. + 2 • LDJ . CJjr} . CWj,.,,,{T} + W^^ . C^,J
for X = p,n
(2.61)
For each p transistor added in series between the supply voltage and the load
the rise time at the load increases. If a single p MOSFET has the ability to drive
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a load high in t^ seconds then placing k identical p MOSFETs in series would
increase the rise time to k • t^ seconds. Similarly, placing m identical n MOSFETs
in series between a load and ground increases fall time from t^ seconds to m • t c
seconds [Weste and Eshraghian, 1985, p. 181]. The reason for this is quite apparent
from Table 2.1. Placing transistors in series is analogous to increasing the effective
channel length of a single transistor. In Table 2.1 effective channel length is found
in the denominator of the drain current equations. Therefore increasing effective
channel length decreases drain current which implies longer rise and fall times.
In Section B.4 the variable F was calculated based on equation (2.15). Equa-
tion (2.15) was calculated for a static CMOS inverter where only a single p MOS-
FET stood between the supply voltage and the load. As Figure 2.21 illustrates,
there may in fact be a long line of p MOSFETs in series between the supply voltage
and the load. Therefore the effective channel length in equation (2.15) should be
modified for general static CMOS logic design:
^<//p= E (ip-2-i^,) (2.62)
longest
path to V dd
where the summation is over the number of p MOSFETs that comprise the longest
path between the supply voltage and the load and L is assumed to be the minimum
mask level channel length permitted by the technology in use.
The change in equation (2.15) is reflected in the calculation of the variable F'
for general static CMOS logic design:
2- Y. (ip-2iBp)
longest
Tp9 pathto V dd / c% 0\
~ {t^).(KP^{T]).(Vdd-\Vto^{T]\) ^ • ^
The change in effective channel length also makes it necessary to modify the
variable A found in equation (2.19) for use in general static CMOS logic design.
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Applying the same reasoning that was used to develop equation (2.63) to the cal-
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Incorporating these modifications into equations (2.45) and (2.46) gives the




p l-F'-C -{G + H)
W^ = W- A'
n p
The equations defining the variables in equations (2.65) and (2.66) are refer-
enced in Table 2.5.
The W solved for is the mask level width of the channel of each p MOSFET
connected directly to the interconnection node between the p and n blocks. This
width must be maintained for all MOSFETs between the loadmost p MOSFETs
and the supply voltage. Similarly, the W^ solved for is the mask level width of
the channel of each n MOSFET connected directly to the interconnection node
between the n and p blocks. This width must be maintained for all n MOSFETs
between the loadmost n MOSFETs and ground.
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TABLE 2.5 IMPORTANT EQUATIONS FOR












D. EXTENSION OF THE TRANSISTOR SIZING EQUATIONS TO
NON-RECTANGULAR TRANSISTORS.
To this point the equations developed for transistor sizing have been discussed
only in the context of rectangular shaped transistors of the sort depicted in Figure
2.11. It is possible to apply the result obtained to other configurations such as the
Manhattan geometry star in Figure 2.22 and the circular transistor in Figure 2.23.
The equations in Sections B and C are based on rectangular shaped transistors but
only in the sense that total channel lengths and widths and total diffusion lengths,
widths, perimeters and areas were defined for rectangular areas. As long as the
values assigned to these model - parameters axe maintained in construction it is
possible to apply the results for the rectangular configuration to anv configuration.
For example, in Figure 2.23 the mask level channel length is [r^
—^i) and the mask
level channel width is r2 • (2 • tt — ^). These values should be made to equal L and
W from the rectangular model. Similarly, the drain area should be made to equal
that of the rectangular configuration. In this way the results of Sections B and C












Figure 2.22 Manhattan Geometry Star Configured MOSFET
TOP UIEW
Figure 2.23 Circular MOSFET
E. CHAPTER SUMMARY
The equations presented in this chapter enable one to size transistors to meet
desired timing performance standards under known loading conditions, operating
temperature, and supply voltage. The equations developed for the static CMOS
inverter are implemented in a computer program that is included in Appendix A.
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This program is used to apply the equations to a design problem, the design of the
super buffer, in the next chapter.
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III. DESIGN OF A HIGH-SPEED STATIC CMOS
SUPER BUFFER FOR THE MONTEREY SILICON COMPILER
A. BACKGROUND.
A need exists to create and insert into the Monterey Silicon Compiler code a
mask level integrated circuit design of a static CMOS super buffer [Malagon, 1987,
p. 95]. To understand the role of a super buffer it is necessary to first discuss the
circuit that it is a part of. From Sedra and Smith:
"A critical aspect of the design of any logic device, particularly those
using LSI (Large-Scale Integration) and VLSI (Very-Large-Scale Integra-
tion) circuit technologies, is the provision of clock signals. Difficulties
arise because the clock signal (whether generated on or off the chip) must
usually feed many parts of the circuit. This need for large fan-out can
be met by applying the clock signal to a string of cascaded inverters and
feeding the output of each inverter to a different part of the circuit, a
structure known as a branching fan- out tree. However, problems may
arise with this approach as a result of the differing time delays that the
clock signal experiences on the paths to the various parts of the system.
To be be specific, if two physically remote segments of a logic network
must intercommunicate, it is essential that the relative time variation, or
skew , of their clocks be controlled and limited to ensure reliable operation.
The problem in VLSI circuit design is further compounded because
large clock fan-out and long clock lines imply large capacitive loads and
two conflicting dangers: very slow rise and fall times if drive current is
inadequate or, alternatively, enormous charging and discharging currents
if the driver is too capable and fast charging. Thus, the design of clock
systems in VLSI circuits is a challenging problem, involving control of
signals that are both large in amplitude and in rate of rise." [Sedra and
Smith, 1982, p. 759]
In the Monterey Silicon Compiler architecture the effects of skew are minimized
through the use of a two phase non-overlapping clocking scheme [Mullarky, 1987,
pp. 11-23]. The need for large fan-out in the clock circuit is satisfied by tlie
super buffer. The super buffer is that part of the branching fan-out tree that feeds
clock signals from the pad where off-chip generated clock signals arrive, to the
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data storage registers on the chip. Since the super buffer is a gate in the path of
incoming clock signals, it must be guaranteed to function within specified timing
constraints under given loading lest the operation of an entire chip fail due to
the inability of the clock circuit to drive the on chip storage registers within an
acceptable amount of time delay. Since a super buffer's sole function is to increase
the drive of a propagating signal it can be constructed by cascading two inverters.
Professor Richard W. Hamming of the Naval Postgraduate School said about
systems engineering, "If you optimize one component of a system you will hate
yourself in the morning." The idea behind the statement is that each component of
a system must be designed to fit in well with ail the other system components. The
clock input pads, super buffers, and storage registers form a complete subsystem
within a Monterey Silicon Compiler generated circuit. CMOS replacements for the
NMOS clock input pads and the NMOS storage registers already exist, therefore,
the replacement CMOS super buffer must be designed with this previous work in
mind.
Figure 3.1 demonstrates the concept of employment of super buffers within
the Monterey Silicon Compiler architecture. In the figure each super buffer can be
seen to consist of two cascaded inverters. Since the clocking scheme used involves
two clocks, two clock-signals must be delivered to each register. Thus, the super
buffers must be employed in pairs as can be seen in Figure 3.1. Each pair supplies
both clock signals to a bank of data registers that straddles the data path.
In Figure 3.1 the inverter symbols within each super buffer are drawn so that
the output stage inverter is larger than the input stage inverter. This is intended
to be a reflection of the physical construction necessary to achieve the desired
electrical behavior of the super buffer. The super buffer output stage must be
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Figure 3.1 Employment of Super Buffer within the Monterey Silicon
Compiler Architecture
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the gate capacitance of the output stage and at the same time present an input i
capacitance smaller than the output stage input capacitance. The MOSFETs in
the output stage must, therefore, be larger than those in the input stage.
The design task is to find all of the dimensions of the input and output stage
inverters given the following:
• worst-case circuit operating temperature ,
• worst-case supply voltage
• worst-case gate voltage
• worst-case SPICE fabrication parameters
The equations developed in Chapter II are ideally suited to solving this prob-
lem. The procedure is documented in the next section. Worst-case conditions are
referred to above because worst-case design is essential for reliable circuit opera-
tion. The performance of the super buffer with respect to time is of the utmost
concern in this design. Therefore, the worst-case parameters to be used in the
design process are those that restrict current flow and thereby slow down the oper-
ation of the super buffer. These include: high circuit operating temperatures, low
supply voltage, low gate voltage (which is inherent to low supply voltage in fully
restored static CMOS logic), and minimum current SPICE fabrication parameters
(obtained from the silicon foundry where the circuit is to be constructed). A circuit
designed to function properly under these punishing conditions will function faster
in a less severe environment. Of course, a circuit may be designed to meet less
hostile conditions if it is not necessary for the circuit to meet the design perfor-
mance standards under such extreme circumstances. In that case, nominal values
for the supply voltage and SPICE fabrication parameters might be used in the
design specifications as well as some lesser operating temperature.
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In the design of microchips intended for commercial use, semiconductor man-
ufacturers typically guarantee their devices for operation over a temperature range
of —40" C to +85° C and over a supply voltage range of 4.5 V to 6 V. [Signetics
Corp., 1986, p. 5-4]. For military applications both of these ranges are broader.
In keeping with industrial practice, the super buffer is designed for guaranteed
operation within a specified timing constraint at 85° C (358.15 K) with a supply
voltage (and gate voltage) of 4.5 V. The minimum current SPICE fabrication pa-
rameters chosen are from the Metal-Oxide- Semiconductor Implementation Service
(MOSIS) sponsored by DARPA at the Information Sciences Institute, University
of Southern California. The parameters are included in Appendix B. The desired
rise time and fall time at the output of each stage of the super buffer is chosen to be
2.0 nanoseconds. The total average delay time desired is therefore (from equation
(2.16)):
avg, total avg, input stage "avg, output stage
= i('r +«, l + il'r +', )\ input stage •'input stage / \ output stage J output stage /
= i(2.0xl0"^-|-2.0xl0~^)-|-^(2.0xl0"^-f-2.0xl0~^)
= 2.0x 10"^ [5]
B. DESIGN OF THE SUPER BUFFER.
The number of registers across the width of the data path in Figure 3.1 is equal
to the number of bits in the word that propagates along the path. In order to deter-
mine the loading that the super buffer must be designed to support, an upper limit
on the number of registers that can be supported under a worst-case scenario must
be chosen. As this number becomes larger, the size of the super buffer required also
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becomes laxger. Due to the size constraint imposed by the physical layout of all
floorplans designed by the Monterey Silicon Compiler, the number of supportable
registers under a worst-case scenario is chosen to be four. For a number larger than
that the static CMOS super buffer would have to be significantly larger than the
NMOS super buffer that it replaces and it simply would not fit within the space
presently allotted for it on the floorplan. This, however, is the number of registers
that can be driven in 2 nanoseconds if the worst-case scenario is assumed. As dis-
cussed in Section A, the worst-case scenario implies that the circuit is constructed
using worst-case minimum current SPICE fabrication parameters, that the supply
voltage is only 4.5 volts, and that the circuit operates at 85° C. Since the super
buffer is designed under a worst-case assumption, operating it under less hostile
conditions will enhance its performance. If the capacitive loading on the super
buffer remains constant but operating conditions improve, the super buffer will
function faster than the 2 nanosecond delay time upper limit. The actual speed
can be calculated using equation (2.56). Conversely, improved operating conditions
offer the opportunity to drive more capacitance (more registers) without affecting
the speed of operation of the super buffer. If the worst-case scenario does occur
and the data path is wider than four bits then the super buffer will, of course, still
function, but it will no longer meet the 2 nanosecond design goal. The performance
of the super buffer under the loading caused by four, eight, sixteen, and thirty-two
bit data paths is discussed in Section E. Thus, the Monterey Silicon Compiler is
not by any means restricted to the construction of four bit circuits. As with any
integrated circuit, the maximum clock frequency at which the super buffers can
operate is governed by temperature, capacitive loading, supply voltage, and fabri-
cation process. The better these conditions are, the faster the super buffers will
operate; the worse they are, the slower the super buffers will operate.
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Figure 3.2 shows the mask level layout of a single data register [Mullaxky, 1987,
p. 56]. The labels PHIl! and PHI2! on Figure 3.2 correspond to the phil and phi2
clocklines in Figure 3.1. The output stage of one super buffer of a super buffer pair
is connected to the input labeled PHIl! in Figure 3.2. The output stage of the
other super buffer in the pair is connected to the input labeled PHI2! in Figure
3.2. Looking into the register at PHIl! the super buffer sees three n MOSFETs
and a p MOSFET, ail in paxallel and each having mask level channel dimensions
(L X W) equal to 3.0 microns by 4.5 microns.
The programs in Appendix A are used to calculate the gate capacitance seen
by the super buffer looking into the PHIl! input of the register. To run the
programs on the HP41CX they must all first be stored in extended memory and
main memory must be cleared. The name "VLSI" is stored in the alpha register
and execution continues as follows:
GETP then R/S are executed. The program responds:
STOP. PURGE MAIN MEMORY
The programs are so large that they cannot all be held in main memory at
once. They must be swapped in and out of extended memory as needed. The
prompt is saying that the program VLSI should be the only program currently in
main memory. If it is not, all programs in main including VLSI must be purged
and the process started over again. R/S is executed again. The program responds:
ENTER FAB. PARAM. CARD
The programs require that the SPICE fabrication parameters be entered.
These should be stored on magnetic cards in accordance with the data register
allocation detailed in Appendix A. The cards are entered and the program re-
sponds:
OPERATING TEMP ( KELVIN ) = ?
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Figure 3.2 Mask Level Integrated Circuit Layout of CMOS Register
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The response for worst-case operating temperature is 358.15. R/S is executed.
The program responds:
VBS ( N ), VOLTS = ?
Since a p"*" substrate contact will be placed on the actual device so that it
abuts the n source diffusion at the ground line contact, Vbsn is equal to zero. R/S
is executed. The program responds:
VBS ( P ), VOLTS = ?
Since an n"*" substrate contact will be placed on the actual device so that it
abuts the p source diffusion at the supply voltage line contact, Vbsp is equal to
zero. R/S is executed. The program responds:
SUPPLY VOLTAGE ( VOLTS ) = ?
The response for worst-case supply voltage is 4.5. R/S is executed. The
program responds:
P CHNL MASK LNGTH ( MTR ) = ?
At the end of Section B.2 in Chapter II it is stated that the channel mask
length should be chosen to be the minimum feature size for the technology being
used. Since the technology being used in the Monterey Silicon Compiler is based on
a p well process with three micron minimum feature size the response is3.0xl0~^.
R/S is executed. The program responds:
N CHNL MASK LNGTH ( MTR ) = ?
Again, the response is 3 x 10~^. R/S is executed. The program responds with
a menu:
WI LD
Choosing WI would go into the transistor sizing algorithm. Since the immediate
goal is to find the gate capacitance seen by the super buffer looking into the PHIl!
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input of the register, LD is chosen, where LD is short for "load". The program
responds with an introductory Hne immediately followed by a query:
LOADCAP
LOAD CHNL MASK LNGTH ( MTR ) ?
The total gate capacitance looking in at PHIl! of the register is calculated
starting with the three n MOSFETs. The length for all three is 3.0 microns. R/S
is executed. The program responds:
LOAD CHNL MASK WIDTH ( MTR ) ?
The width for all three n MOSFETs is 4.5 microns. R/S is executed. The
program responds with a query followed by a menu:
DEVICE TYPE?
N P
N is chosen to indicate to the program that the device is an n MOSFET.
The program responds with another query followed by another menu:
ANOTHER DEVICE?
Y N
The response is Y for yes. The program responds.
LOAD CHNL MASK LNGTH ( MTR ) ?
The same procedure is continued by responding to the prompts as appropriate
until all three n MOSFETs and the p MOSFET have been entered. At that point
the response to the query, "ANOTHER DEVICE", is N for no, and the program
responds with the total capacitance of the four MOSFETs connected in parallel:
C S LOAD DEV = 43.43^ - 15 ( FARAD )
R/S is executed and the menu that gives a choice between the transistor sizing
algorithm and the load capacitance algorithm appears again. Looking into the
register at PHI2! the other super buffer in the pair sees three p MOSFETs and an
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n MOSFET, all in parallel and each having mask level channel dimensions (L x W)
equal to 3.0 microns by 4.5 microns. In terms of the number of each type of device
this is the opposite of what is seen by the other super buffer. This leads to a slight
difference between the gate capacitance seen by each super buffer of the pair. The
load capacitance algorithm determines the gate capacitance seen looking into the
register at PHI2! to be 39.5 femtofarads. The difference between the capacitance
seen by the two loads is not so great as to warrant the construction of two entirely
different super buffers to make up the pair. It does however suggest that if only one
basic super buffer is to be designed and employed in pairs then the basic super buffer
should be designed to support the larger of the two loads, 43.43 femtofarads. For
each super buffer to drive four registers requires that it be capable of driving four
times this amount. Thus, C ^^ gate for each super buffer = (4) • (43.43 x 10~^^) =
lo ad
de vices
173.7 X 10~^^ Farads. There is one other element of capacitive loading not yet
determined that is required in the calculations; the routing capacitance. For a
four bit data path the Monterey Silicon Compiler typically places the registers so
that the metal line connecting the clock input on each register to the super buffer
output is 187.5 microns long per register and 4.5 microns wide. Thus, for a four
bit data path the routing capacitance of the line extending from each super buffer
in the pair to the four registers it supports is:
Cr = (4) • (4.5 X 10"^) • (187.5 x 10"^) • Cmd
where Cmd is the capacitance formed between metal and substrate. Cmd is taken
to be 100 x 10"^
-^ [Weste and Eshraghian, 1985, p. 135]. Substituting this
value for Cm,d gives:
Cr = 337.5 femtofarads
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Armed with the knowledge that C V^gate = 173.7 x 10 ^^ Faxads, and that
loftd
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Cr = 337.5 X 10~^^ Farads for each super buffer the transistor sizing algorithm
may now be used to determine the dimensions of the p and n MOSFETs in the
output stage of the super buffer.
Returning once again to the menu that gives a choice between the transistor
sizing algorithm and the load capacitance algorithm the choice "WI" is selected.
The program responds with a query followed by a menu:
DO YOU KNOW C S LOAD DEV?
YES NO
Since CS LOAD DEV (= CN^ga-te) has already been calculated the response
load
devices
is YES. The program responds:
CS LOAD DEV ( FARAD ) = ?
The response is 173.7 x 10""^^. R/S is executed and the program responds:
DESIRED RISE TIME ( SEC ) = ?
The time that has been chosen is 2 x 10~^ seconds. R/S is executed. The
program responds:
ROUTING CAP ( FARAD ) = ?
Cr has been calculated to be 337.5 x 10~^^ Farads. It is interesting to note
that this routing capacitance is about double the gate capacitance of the load. R/S
is executed. The program responds:
P DRAIN MASK LNGTH ( MTR) ?
The minimum drain length for the technology is selected in order to reduce
drain diffusion capacitance to a minimum. The value is 3 x 10~^. R/S is executed.
The program responds:
N DRAIN MASK LNGTH ( MTR ) ?
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As with the p drain diffusion length, the value selected is the minimum per-
mitted. The value is 3 x 10~^. R/S is executed. The program responds:
NO, P DIFFUSION CONTACTS
The program needs to know how many diffusion to metal contacts axe going to
be placed axound the p drain diffusion axea. The choice is three. R/S is executed
and the program responds:
P DIFCTC MASK LNGTH ( MTR ) ?
The value requested is the length of the diffusion to metal contacts placed
around the p drain diffusion. To minimize drain capacitance the minimum dimen-
sion supported by the technology is chosen. The value is 6 x 10~^. This is the
same value for the length of the diffusion to metal contacts placed around the n
drain diffusion as well as for the width of the contacts placed around both drain
diffusions. R/S is executed and the program responds:
PDIFCTC MASK WIDTH ( MTR ) ?
The response is 6 x 10~^. R/S is executed and the program responds:
NO. N DIFFUSION CONTACTS
One diffusion to metal contact will be placed on the n drain diffusion area.
R/S is executed. The program responds:
N DIFCTC MASK LNGTH ( MTR ) ?
The response is 6 x 10~^. R/S is executed. The program responds:
N DIFCTC MASK WIDTH ( MTR ) ?
The response is 6 x 10~^. R/S is executed. The program responds, with all
the dimensions (as defined in Table 2.2) of the n and p MOSFETs in the output
stage of the super buffer that are required for a complete modeling of the output
stage with PSpice:
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L ( P ) = 3 X 10-^ { MTR )
W ( P ) = 134.3 X 10-^ ( MTR )
AD ( P ) = 660.9 X 10-12 ^ sQ. MTR )
PD ( P ) = 314.4 X 10-^ ( MTR )
RD ( P ) = 22.16 ( OHM )
L ( N ) = 3 X 10-^ ( MTR )
W ( N ) = 51.93 X 10-^ ( MTR )
AD ( N ) = 231.2 X 10-12 ^ sQ. MTR )
PD ( N ) = 124.4 X 10-^ ( MTR )
RD ( N ) =29.19 ( OHM )
The program then returns to the very beginning. The program is run again
in its entirety to determine the dimensions of the n and p MOSFETs in the input
stage of the super buffer. C 2^ gate for the input stage is that capacitance that is
load
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due to the gates of the n and p MOSFETs of the output stage. Cr is neghgible for
the input stage as the extent of the routing between the input and output stages is
minimal. The drain diffusion length and contact dimensions are again are chosen to
be the minimum supportable by the technology to minimize the capacitance that
must be driven. Two metal to diffusion contacts are chosen for the p drain diffusion
area and one is chosen for the n drain diffusion area. The results of factoring these
variables into the program in combination with the worst-case temperature, supply
voltage, and fabrication parameters are all the dimensions (as defined in Table 2.2)
of the n and p MOSFETs in the input stage of the super buffer that are required
for a complete modeling of the input stage with PSpice:
L ( P ) = 3 X 10-^ ( MTR )
W ( P ) = 106.1 X 10-« ( MTR )
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AD ( P ) = 507.3 X 10-^2 ( SQ. MTR )
PD ( P ) = 246 X 10"^ ( MTR )
RD ( P ) = 32.76 ( OHM )
L ( N ) = 3 X 10-^ ( MTR )
W ( N ) = 41.01 X 10-^ ( MTR )
AD ( N ) = 191.4 X 10-12 ^ SQ. MTR )
PD ( N ) = 102.6 X 10"^ ( MTR )
RD ( N ) = 29.73 { OHM )
L = 3. <hu
W = 4 1 1 y
AD^ I 9 1 , 4om 2
PD = 102 6u
R0 = 29 73q
L --
W = 1 34 3v
AD = 550 9pm 2
6q
Figure 3.3 Schematic of Static CMOS Super Buffer
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A schematic drawing of the super buiFer with all the calculated dimensions
affixed is presented in Figure 3.3. The load capacitance on the output stage is
merely the sum of C >^ gate + Cr calculated for the output stage. Note that node
lo ad
devices
numbers (0,1, etc.) and transistor names (Ml, M2, etc.) have been a.ssigned in the
figure. These node numbers and transistor names correspond to the nodes used
in the actual PSpice deck as it appears, ready for simulation, in Appendix B. The
worst-case, minimum current SPICE fabrication parameters axe also included in
the PSpice deck in Appendix B.
C. SIMULATION OF THE SUPER BUFFER.
The results of simulating the PSpice deck in Appendix B are displayed in
Figures 3.4, 3.5, and 3.6. In each figure voltage is plotted as a function of time.
The voltages displayed axe referred to by node numbers which correspond to those
used in Figure 3.3 and Appendix B. Voltages are measured with respect to two
nodes. Where only one node is listed, the second is taken to be node 0, which in
the case of this circuit is ground. Thus, Figure 3.4 shows the voltage waveforms
presented to and produced by the input stage of the super buffer. The value of 1.0
volt that is subtracted from the input voltage wave form is the threshold voltage
of the n device. Similarly the value of | — 1.0| volt that is subtracted from the
absolute value of V(2,l) is the absolute value of the threshold voltage of the p
device. These waveforms are included to assist in determining when the devices
are in their various regions of operation: linear, saturation, and cutoff as discussed
in Chapter II.
The simulation result in Figure 3.4 is almost identical to that predicted by
theory in Figures 2.9a and 2.10a (the small spikes are due to anomalies of the
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Figure 3.4 PSpice PROBE Postprocessor Simulation of Voltage Wave-
forms Presented to and Produced by the Input Stage of the
Super Buffer Using MOSFET Level Two Model
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2.9a and 2.10a was bzised on the Shichman-Hodges model associated with level one
SPICE MOSFET simulations while the model used in the simulation that resulted
in Figures 3.4, 3.5, and 3.6 was a different one. The foundation of the equations
developed in Chapter II rests on the Shichman-Hodges model of MOSFET behav-
ior. To confirm the validity of the approach taken in developing the equations of
Chapter II a totally independent model was selected for simulation; the level two
SPICE MOSFET model based on the work of Vladimirescu and Liu [Electronics
Research Laboratory, 1980, pp. 1-23].
Figure 3.5 shows the voltage waveforms presented to and produced by the
output stage of the super buffer. Figure 3.6 shows the voltage waveform presented
to the input stage of the super buffer and the voltage waveform produced by the
output stage of the super buffer.
Table 3.1 summarizes the rise and fall time data presented in Figures 3.4,
3.5, and 3.6. Since the performance target is that tr and tf for the output voltage
waveforms of both the input stage and the output stage not exceed 2 x 10~^ seconds
the table shows that success has been achieved. The rise time of the voltage
waveform produced by the input stage is 12% faster than the 2 nanosecond goal.
The fall time of this voltage waveform is 37% faster than the goal. The rise time
of the voltage waveform produced by the output stage is 6% faster than the two
nanosecond goal. The fall time of this waveform is 19.5% faster than the goal.
Rough symmetry is achieved in rise and fall times at the output of each stage.
Delay time based on the projected rise and fall times should be 1 nanosecond
for each stage or 2 nanoseconds for both stages in cascade (based on equation
(2.16)). Table 3.2 summarizes the delay time data of Figures 3.4, 3.5, and 3.6.
Table 3.2 shows that the average time delay through the input stage is 25% faster
than predicted. The average time delay through the output stage is 27% slower
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Figure 3.5 PSpice PROBE Postprocessor Simulation of Voltage Wave-
forms Presented to and Produced by the Output Stage of
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Figure 3.6 PSpice PROBE Postprocessor Simulation of Voltage Wave-
forms Presented to the Input Stage of the Super Buffer and
Produced by the Output Stage of the Super Buffer Using
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TABLE 3.1 SUMMARY OF RISE AND FALL
TIME DATA FOR THE SUPER BUFFER
tr(seconds) t/{seconds)
voltage waveform at input
to input stage
voltage waveform at output
of input stage (same as
at input to the output stage
voltage waveform at
output of output stage
8x 10-12 10 X 10-12
1.76 X 10-^ 1.259 X 10-9
1.877 X 10"^ 1.61 X 10-9
than predicted. Finally, the average time delay through the entire super buffer is
within 1% of the projected value of two nanoseconds. Note that in Table 3.2 the
sum of the column entries do not sum exactly to the values in the third row. This
is because all the data in the table is taken directly from discrete data points that
are used to draw the voltage waveforms in Figures 3.4, 3.5, and 3.6. Some linear
interpolation is necessary in order to obtain the time at the 50% voltage levels.
This accounts for the slight differences between the sums of the column entries and
the third row entries.
Thus the correct timing is achieved and the validity of the equations in Chap-
ter II is borne out by simulation with an independent model.
The low noise margin and high noise margin for both stages given a 5 volt
supply voltage is calculated to be 2.6 volts and 1.7 volts, respectively [Weste &;
Eshraghian, 1985, pp. 507-508].
D. MASK LEVEL SUPER BUFFER IMPLEMENTATION
A mask level integrated circuit layout of the super buffer based on the di-
mensions calculated is shown in Figure 3.7. To reduce the possibility of latch-up,
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TABLE 3.2 SUMMARY OF DELAY TIME








tdr (seconds) tdf (seconds) tj = '-•-davg 2
0.72 X 10-^ 0.773 X 10-^ 0.746 X 10-^
1.093 X 10"^ 1.45 X 10-^ 1.272 X 10-9
1.866 X 10-^ 2.17 X 10"^ 2.018 X 10-9
substrate contacts are employed in the n"*" and p"*" source diffusion regions. To
minimize the chip area of the super buffer requires that the transistors be laid out
in serpentine patterns. As a final check of the circuit's functionality, the mask level
design is simulated with the ESIM gate level simulator. The simulation indicates
that the mask layout is logically correct.
To use the super buffer layout in the automated generation of custom mi-
crochips with the Monterey Silicon Compiler, the Caltech Intermediate Form (CIF)
representation of the circuit is translated into an L5 form representation using a
CIF to L5 conversion program created by E. Malagon [Malagon, 1987, p. 110].
CIF and L5 are two different languages used to represent the geometric shapes
that comprise a mask level layout. L5 stands for Lincoln Laboratory Lisp-based
Layout Language. The language was created at the Massachusetts Institute of
Technology Lincoln Laboratory under the sponsorship of the US Defense Advanced
Research Projects Agency. The Monterey Silicon Compiler requires that the mask
level integrated circuit layout be represented in L5 form before installing the layout
representation into the compiler code. After the design is translated from CIF to
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L5 it is inserted into the compiler code within the program data-path. 1 using a pro-
cedure proposed by Baumstarck [Baumstaxck, 1987, pp. 70-81]. Some additional
wiring is added in L5 code to ensure that the super buffer cell is correctly placed
on the floorplan each time it is called by the compiler and to ensure that signals
are properly routed to and from the super buffer.
An example of a portion of a microchip designed using the replacement static
CMOS super buffer is presented in Figure 3.8. In the figure the horizontal rails at
the center of the figure are the supply voltage, ground, and clock distribution rails.
The outputs at the top of the two super buffers that make up the super buffer pair
that straddles the rails are wired to PHIl! and PHI2! of the register directly above
it in the data path.
Figure 3.9 shows an entire 4 bit shifter microchip designed with the Monterey
Silicon Compiler using the static CMOS super buffer and CMOS register. This
chip is in fact a hybrid chip in that both NMOS and CMOS technologies are
incorporated in the chip. The input and output pads around the outer ring of the
circuit are NMOS. A collection of CMOS pads for the Monterey Silicon Compiler
has been obtained but has not yet been translated into L5 and inserted into the
compiler code. The CMOS input pad of this collection is the one that has been
referred to in this chapter. It is presented in Figure 3.10.
E. PERFORMANCE OF THE SUPER BUFFER IN MULTI-BIT DATA
PATH CIRCUITS
Section C documents the performance of the super buffer under the worst-case
scenario given the loading caused by a four bit data path. In section B it is stated
that improving the operating conditions or the fabrication conditions of the super
buffer or both results in enhanced performance. Using equation (2.56) the per-
formance of the super buffer can be predicted under different loading conditions.
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XFigure 3.8 Example of a Portion of a Microchip Designed with the
Monterey Silicon Compiler Showing Placement of the Static
CMOS Super Buffer Below a CMOS Register.
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Figure 3.10 CMOS Input Pad Replacement for the Monterey Silicon
Compiler.
79
Table 3.3 contains entries generated from equation (2.56) that predict the perfor-
mance of the super buffer with the same operating temperature and fabrication
process as under the worst-case scenario only the supply voltage ha^ been raised
from 4.5 volts to 6.0 volts. As can be seen in the table the effect of simply raising
the supply voltage by 1.5 volts allows the super buffer to drive an eight bit data
path to within 3% of the 2 nanosecond worst-case design goal.
TABLE 3.3 SUMMARY OF RISE AND FALL TIME DATA FOR
THE SUPER BUFFER IN MULTI-BIT DATA PATH CIRCUITS

























1.652 X 10"^ 1.652 X 10"^ 1.652 X IQ-^ 1.652 X 10-9
1.586 X 10"^ 2.054 X 10-9 2.99 X 10-9 4.862 X 10-9
Table 3.4 contains the predicted delay time data for the super buffer under the
same conditions as discussed above. The values are generated by equation (2.17)
using the entries in Table 3.3. Here too, the super buffer is seen to be capable of
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driving an eight bit data path in 2 nanoseconds instead of only four bits. This is
due simply to the increase in the supply voltage. The table shows that even for
a 32 bit data path the average delay time through the super buffer is still a very
respectable 3.26 nanoseconds
TABLE 3.4 SUMMARY OF DELAY TIME DATA FOR THE
SUPER BUFFER IN MULTI-BIT DATA PATH CIRCUITS













t. for t. for
-avg
for 16 bits for 32 bits
seconds seconds seconds seconds
0.826 X 10-^ 0.826 X 10-^ 0.826 X 10-^ 0.826 X 10"^
0.793 X 10-^ 1.027 X 10-^ 1.495 X 10-^ 2.431 X 10-^
1.619 X 10"^ 1.853 X 10-^ 2.321 X 10"^ 3.257 X 10-^
Figure 3.11 shows an example of an eight bit microchip design for a taxi meter
controller generated using the Monterey Sihcon Compiler with the static CMOS
super buffer in place [Massachusetts Institute of Technology 1982 Conference on
Advanced Research in VLSI, 1982, p. 32]. Tables 3.3 and 3.4 demonstrate that
by improving the supply voltage the drive of the super buffer doubles. Similar
improvement in the drive of the super buffer can be realized through a fabrication
process that is better than the worst-case process presumed in the design work
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and through circuit operating temperatures that are lower than the worst-ca^e
















This research set out to design a high-speed static CMOS super buffer for the
Monterey Sihcon Compiler. The problem of choosing its dimensions to achieve a
desired timing result under worst-case conditions was approached analytically, and
an algorithm was derived to solve the problem. The algorithm was implemented
in a computer program which was used as a computer-aided-design (CAD) tool
to design a hardware device. In SPICE simulations the resulting device surpassed
the pre-specified timing performance standards under the worst-case scenario that
it was designed to meet. Finally, a mask level integrated circuit design of this
device was installed in the Monterey Silicon Compiler as a part of the technology
upgrade of the MacPITTS Silicon Compiler, where it is now available for use in
the automated design of custom hybrid CMOS/NMOS VLSI microchips.
The ability to use an algorithm to size transistors on a chip is an important
step toward silicon compilation that results in optimal time delay circuits because
computers can think in terms of algorithms, but not in terms of rules of thumb as
many engineers do. Human engineers can design, simulate, and redesign until they
get timing right. A silicon compiler that tries to achieve desired timing parameters
for delay, rise, and fall time has to be taught how to think about the problem.
That is perhaps the most exciting application of this type of approach—compilers
that design chips to meet specified timing performance standards. For future re-
search, the Monterey Silicon Compiler code that was modified to include the static
CMOS super buffer can be found in the files /a/work/steele/macpitts/data-path.l
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and /a/work/steele/macpitts/data-path.o on the Integrated Solutions CAD work-
stations of the Electrical and Computer Engineering Department Computer Labo-
ratories at the Naval Postgraduate School. The NMOS logic cells in the Monterey
Silicon Compiler that still require CMOS replacements are listed in Table 4.1. This
table was extracted from a similar list compiled by E. Malagon [Malagon, 1985,
p.95].
TABLE 4.1 MONTEREY SILICON COMPILER NMOS LOGIC
CELLS REQUIRING CMOS REPLACEMENTS
ORGANELLE LIBRARY FUNCTIONS
layout - = organelle =
layout - equ - organelle word — equ
layout - <> organelle <>
layout - <> organelle <>0
layout - = organelle =
Ish - zero/ lsh2/ lsh3/ lsh4/ lsh8 <
rsh - zero/ rsh2/ rsh3/ rsh4/ rshS >
layout - odd - operand
layout - even - operand
port - output 1
bit
layout - inverting - super - buffer
15 contacts: pc, ndc, pdc, nsc, psc
entire controller section
B. RECOMMENDATIONS
An algorithm for transistor sizing in static CMOS logic design has been de-
rived and a logic device whose dimensions were determined by the algorithm has
performed successfully in SPICE simulations. It is recommended that future re-
search in this area investigate the possibility of incorporating the following topics
in the algorithm: the effects of a non-ideal input square wave, empirical adjustment
of the basic drain current equations, the effects of channel length modulation and
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of the body effect phenomenon, accuracy in computation and in fabrication, and
stage ratios.
1. Effects of a Non-Ideal Input Square Wave
The derivation of the equations for transistor sizing in a static CMOS
inverter in Chapter II assumes that the input voltage waveform is a perfect square
wave—one that rises and falls instantaneously. This type of waveform causes one of
the MOSFETs in the inverter to be in cutoff diuring switching thereby permitting
the circuit simplifications represented in Figures 2.9b and 2.10b. A more realistic
input voltage waveform is depicted in Figure 3.5. Applying the definitions of the
three regions of operation of MOSFETs presented in Table 2.1 to the input and
output voltage waveforms of Figure 3.5 shows that with a non-ideal square wave
applied at the input of an inverter, both transistors of the inverter will momentarily
conduct during switching—one sourcing current, the other sinking current. This
obviously affects circuit timing because the rate at which charge is delivered to or
taken away from the load is decreased. There axe two possible solutions to this
in the derivation of the equations, one difficult, the other easy. The more difficult
approach is to rederive the equations of Chapter II based on a time varying input
voltage waveform. The easier approach is conduct a study to find an empirical
adjustment factor that would modify the value presented to the algorithm as being
the desired rise time to compensate for the effects of a less than ideal input square
wave.
2. Empirical Adjustment of Drain Current Equations
All of the drain current equations in Table 2.1 can be multiplied by a factor
determined empirically to make the drain current equations more perfectly reflect
physical device behavior as suggested by Hodges and Jackson [Hodges and Jackson,
1983, pp. 51-52]. For n channel MOSFETs the factor is (1 + LAMBDA„ • Vdsn).
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For p channel MOSFETs the factor is (1 +LAMBDAp • \Vdsp\). Using these factors
makes it necessary to rederive the transistor sizing equations of Chapter II based
on these new drain current equations.
3. Channel Length Modulation
It is known that devices with channel length shorter than 10 microns satu-
rate before the channel pinches off because the electrons (holes) reach the scattering
limited velocity in the channel [Electronics Research Laboratory, 1980, p. 6]. Once
in the saturation region, the channel becomes shorter than Leff. To compensate,
the saturation region drain current equations in Table 2.1 can be divided by a
channel length modulation factor. For n channel saturated MOSFETs the factor
is (1 — LAMBDA„ • Vdsn) [Electronics Research Laboratory, 1980, p. 15]. For p
channel saturated MOSFETs the factor is (1 - LAMBDAp • |yd5p|). Making the
modifications necessitates rederiving the transistor sizing equations of Chapter II
based on the modified drain current equations,
4. Body Effect
In the extension of the equations derived for transistor sizing in a static
CMOS inverter to general static CMOS logic design body-effect is neglected. This
could perhaps be compensated for by introducing average values for Vbsn and Vbsp
in the same manner as was used to calculate values of Chdj^^^ [T] and Chds^^^{T]
in equations (2.26) and (2.27).
5. Accuracy in Computation and in Fabrication
It is important to remember the first axiom of computing in using the
transistor sizing algorithm presented in this thesis: "garbage in, garbage out."
If for example the SPICE fabrication parameters given to the algorithm are not
measured accurately, the algorithm cannot hope to produce a circuit that will
behave as desired. The same is true if, for example, during fabrication the pattern
87
definitions created by the lithography process axe inaccurate or the diffusion process
is poorly controlled.
6. Stage Ratio
For consistency of approach, the input stage dimensions of the super buffer
were designed using the same algorithm used to calculate the output stage dimen-
sions. This resulted in the output stage being 1.266 times larger than the input
stage. This value is known as the stage ratio which is the value by which successive
transistor widths are multiplied when inverters axe cascaded. Mead and Conway
have written that the value of the stage ratio that minimizes overall delay for a
series of cascaded inverters is given by Euler's number, e = 2.718 •• • [Mead and
Conway, 1908, pp. 12-14]. Thus, it may be possible to achieve slightly reduced
axea for the super buffer by using the algorithm to design the output stage, then
using the stage ratio 2.718 to fix the dimensions of the input stage. However, Mead
and Conway a^ well as Weste and Eshraghian have all acknowledged that other de-
sign criterion may steer a designer away from a value of 2.718 for the stage ratio
[Mead and Conway, 1980, p. 14 and Weste and Eshraghian, 1895, p. 197]. Since
the relative time penalty for using the stage ratio of 1.266 is slight, and since using
this ratio allows a better assessment of the performance of the algorithm, the value
of 1.266 wa5 retained and the resulting circuit met its performance goals.
7. Suggested Modifications to the Monterey Silicon Compiler
In a design generated by the Monterey Silicon Compiler the area reserved
for the super buffer on the floorplan is fixed. Were this area variable the compiler
could be given several super buffers to choose from and it would select the one that
best meets the drive requirements of the data path. This would involve modifying
the body of code that defines the metal skeleton that distributes power, ground,
and clock signals on chip.
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The data registers currently in use are very tall and thin. Since the wires
that connect the super buffer to the registers traverse the longest distance across
the registers the routing capacitance has become unreasonably laxge. The solution
is to return to the general configuration used by the original NMOS data registers.
These registers were short but wide, greatly decreasing the length of the wires that
connect the super buffers to the data register and thus the routing capacitance.
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APPENDIX A;
STATIC CMOS INVERTER TRANSISTOR SIZING PROGRAMS
This appendix contains programs that implement the transistor sizing equa-
tions of Chapter II for a static CMOS inverter. The programs run on an HP41CX
with a magnetic card reader and two extended memory modules. Main memory
must be apportioned so that SIZE > 076.
Executing the programs in certain sequences occasionally results in the mes-
sage "NO ROOM" and a halt to program execution. If this occurs, the following
corrective actions should be taken (in the order listed):
(1) Clear the current program from main memory.
(2) Place the name of the program that could not be loaded in the ALPHA register.
(3) Execute GETP.
(4) Execute R/S.
Program execution should continue normally with data storage registers and
user flags unaffected by the temporary halt in program execution.
The interrelationships of the programs are depicted in Figure A.l. To run
the programs, main memory must first be entirely cleared and all programs must
be placed in extended memory. The name "VLSI" is placed in the ALPHA reg-
ister, GETP is executed followed by R/S. The program VLSI is responsible for
loading the SPICE fabrication parameters. These parameters must be stored on
magnetic data storage cards in accordance with the data register allocation given
in Table A.l. The cards are loaded when they are requested by the program. The

















Figure A.l Interrelationships of Transistor Sizing Programs
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TEMP from extended memory, and continues execution with the first Hne of code
in the program TEMP. The program TEMP calculates the effects of temperature
on the fabrication parameters in Table A.l, overwriting the data registers of the
temperature dependent parameters with their temperature altered values. Pro-
gram TEMP then clears itself from main memory, loads the program TOP-LVL
from extended memory, and continues execution with the first line of code in the
program TOP-LVL. The program TOP-LVL acts as a memory manager, shifting
the programs PWIDTH and LOADCAP in and out of main memory as required
by the user. The program PWIDTH calculates all the SPICE MOSFET model
dimensions and drain resistances required for the p MOSFET and the n MOSFET
in a static CMOS inverter required to drive a given load capacitance. If the load
capacitance is not known but the dimensions of the load MOSFETs are known,
the load capacitance can be calculated using the program LOADCAP. Table A.
2
details the remaining data register allocation. The source code for the programs
VLSI, TEMP, TOP-LVL, PWIDTH, and LOADCAP follows Tables A.l and A.2.
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TABLE A.l SPICE FABRICATION PARAMETER
DATA REGISTER ALLOCATION
SPICE DATA REGISTER DATA REGISTER



















* Not SPICE parameters
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TABLE A.2 DATA REGISTER ALLOCATION FOR VARIABLES
OTHER THAN SPICE FABRICATION PARAMETERS
DATA REGISTER DATA REGISTER
VARIABLE FOR n DEVICES FOR p DEVICES
T [Kelvin] R34 R34
EG {T} R35 R35





R39 5 R4O R41 ^ R421 R431 R75
Vto {T] R-34 R35 (abs. value)
A R36 R36
Vdd R38 Rss






E{= Cr) R50 R50
Drain Mask Length R52 R51
No. Drain Diffusion Contacts R56 R53
Diffusion Contact Mask Length R57 R54




G Re 2 R62
H Re 3 Res
W Res R64
AD = AS R70 Re 7
PD = PS R71 Res
RD = RS R72 Reg
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PROGRAM VLSI
01 LBL "^ VLSI
02 ^ STOR PURGE MAI
03 "^ h N MEMORY
04 PROMPT
05 000.074
06 "^ ENTER FAB. PARA











02 ^OPERATING TEMP (
03 ^hKELVIN ) = ?
04 PROMPT
05 STO 34
* * * CALCULATE EG ( T ) * * *
06 STO 37
07 XEQ^EQ( T )
08 RCL 37
09 STO 35
* * * CALCULATE EG ( Tnom ) * * *
10 300.15
11 STO 37
12 XEQ"^EG ( T )
13 RCL 37
14 STO 36




18 XEQ^PB ( T )
19 RCL 37
20 STO 07




24 XEQ^PB ( T )
25 RCL 37
26 STO 24
* * * CALCULATE PHIn ( T ) * * *
27 RCL 09
28 STO 37
29 XEQ^PB ( T )
30 RCL 37
31 STO 09
* * * CALCULATE PHIp ( T ) * * *
32 RCL 26
33 STO 37
34 XEQ^PB ( T )
35 RCL 37
36 STO 26
* * * CALCULATE CJn ( T ) * * *
37 RCL 03
38 STO 37 ; CJn
39 RCL 06
40 STO 38 ; MJ„
41 RCL 07
96
42 STO 39 ; PBn ( T )
43 RCL 40
44 STO 42 ; PB„
45 XEQ'^CJ ( T )
46 RCL 37
47 STO 03
* * * CALCULATE CJp ( T ) * * *
48 RCL 20
49 STO 37 ; CJp
50 RCL 23
51 STO 38 ; MJp
52 RCL 24
53 STO 39 ; PBp ( T )
54 RCL 41
55 STO 42 ; PBp
56 XEQ^CJ ( T )
57 RCL 37
58 STO 20
* * * CALCULATE CJSWn ( T ) * * *
59 RCL 04
60 STO 37 ; CJSWn
61 RCL 08
62 STO 38 ; MJSWn
63 RCL 07
64 STO 39 ; PBn ( T )
65 RCL 40
66 STO 42 ; PBn
67 XEQ'^CJ ( T )
68 RCL 37
69 STO 04
* * * CALCULATE CJSWp ( T ) * * *
70 RCL 21
71 STO 37 ; CJSWp
72 RCL 25
73 STO 38 ; MJSWp
74 RCL 24
75 STO 39 ; PBp ( T )
76 RCL 41
77 STO 42 ; PBp
78 XEQ^CJ ( T )
79 RCL 37
80 STO 21
* * * CALCULATE KPn ( T ) * * *
81 RCL 00
82 STO 37
83 XEQ^KP ( T )
84 RCL 37
85 STO 00




88 XEQ^KP ( T )
89 RCL 37
90 STO 17
* * * CALCULATE UO^ ( T ) * * *
91 RCL 16
92 STO 37
93 XEQ^KP ( T )
94 RCL 37
95 STO 16
* * * CALCULATE UOp ( T ) * * *
96 RCL 33
97 STO 37
98 XEQ'^KP ( T )
99 RCL 37
100 STO 33
* * * CALCULATE 6,ei, oxide. ( T ) * * *
101 RCL 00
102 STO 37 ; KPn ( T )
103 RCL 15
104 STO 38 ; TOXn
105 RCL 16
106 STO 39 ; UOn ( T )
107 XEQ^EREL ( T )
108 RCL 37
109 STO 12
* * * CALCULATE e^ei ox.de ( T ) * * *
110 RCL 17
111 STO 37 ; KPp ( T )
112 RCL 32
113 STO 38 ; TOXp
114 RCL 33
115 STO 39 ; UOp ( T )





* * * EG ( T ) SUBROUTINE * * *

















* * * PB ( T ), PHI ( T ) SUBROUTINE * * *







141 STO 38 ; Interim Result
142 3
143 ENTER /






















* * * CJ ( T ), CJSW ( T ) SUBROUTINE * *






















* * * KP ( T ), U0( T ) SUBROUTINE *











* * * Crel, ox.de ( T ) SUBROUTINE * * *






































































CALCULATE Vto„ ( T ) * * *
RCLOl
STO 37 ; VTOn
RCL 10
STO 39 ; GAMMAn
RCL 09
STO 40 ; PHIn ( T )

























INPUT Vdd * * *
"^SUPPLY VOLTAGE
(
^hVOLTS ) = ?
PROMPT
STO 38
CALCULATE RATIO "A"; * * *




































































98 STO 40 ; Interim Result
99 ^P CHNL MASK LNG
100 ^hTH ( MTR ) = ?
101 PROMPT
102 STO 42
103 ^N CHNL MASK LNG















































+ + + VTO ( T ) SUBROUTINE * i1= *






















* * * CALCULATE Cbdjavg n ( T ) * * *
05 RCL 05
06 STO 39 ; FCn
07 RCL 06
08 STO 40 ; MJn




















* * * CALCULATE Cbdjavg p ( T ) * * *
29 RCL 22
30 STO 39 ; FCp
31 RCL 23
32 STO 40 ; MJp





















* * * CALCULATE Cbds^v g, n ( T ) * * *
53 RCL 05
54 STO 39 ;FCn
55 RCL 08
56 STO 40 ; MJSWn




















+ * * CALCULATE Cbdsav g, P ( T ) * * *
77 RCL 22
78 STO 39 ;FCp
79 RCL 25
r
80 STO 40 ; MJSWp


























102 ^DO YOU KNOW CE L























* * * ENTER MASK GEOMETRY DATA
126 ^DESIRED RISE TI
127 ^hME ( SEC ) = ?
128 PROMPT
129 STO 49
130 ^ROUTING CAP ( FAR
131 ^hAD ) = ?
132 PROMPT
133 STO 50
134 ^P DRAIN MASK LN
135 ^hGTH ( MTR ) ?
136 PROMPT
137 STO 51
138 ^N DRAIN MASK LN









146 ^PDIFCTC MASK LN
147 ^hGTH ( MTR ) ?
148 PROMPT
149 STO 54
150 ^PDIFCTC MASK WI
151 ^hDTH ( MTR ) ?
152 PROMPT
153 STO 55




158 ^NDIFCTC MASK LN
159 ^hCTH ( MTR ) ?
160 PROMPT
161 STO 57
162 ^NDIFCTC MASK WI
163 ^hDTH ( MTR )
164 PROMPT
165 STO 58













































































































































































































































































* * * CALCULATE OUTPUT * * *
* * * PARAMETERS, OUTPUT * * *
* * * RESULTS, 1' RETURN TO * * *
* * * TOP-LVL * * +






















































































































































* * + OUTPUT SPICE MOSFET PARAMETERS * *
516 ^L(P):=
ARCL 42517
518 ^h( MTR )
519 PROMPT
520 ^W ( P ) =
521 ARCL 64
522 ^h( MTR )
523 PROMPT
524 ^AD ( P ) =
525 ARCL 67
526 ^\-{ SQ. MTR )
527 PROMPT






532 ^RD ( P ) =
533 ARCL 69
534 ^h( OHM )
535 PROMPT
536 ^L ( N ) =
537 ARCL 66
538 ^h( MTR )
539 PROMPT
540 ^W ( N ) =
541 ARCL 65
542 ^h( MTR )
543 PROMPT
544 ^AD ( N ) =
545 ARCL 70
546 ^h( SQ. MTR)
547 PROMPT





552 ^RD ( N ) =
553 ARCL 72

































585 "^C E LOAD DEV ( FARA















09 ^LD CHNL MASK LN
10 ^hGTH ( MTR )
11 PROiMPT
12 STO 39
13 ^LD CHNL MASK WI





















































































96 ^C S LOAD DEV=3
97 ARCL 48
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STATIC CMOS SUPER BUFFER PSPICE DECK
This appendix contains the actual PSpice deck used for the simulation of the
super buffer designed in Chapter 3. The worst-case minimum current MOSIS
SPICE fabrication parameters are included in the deck.
SUPER BUFFER
Ml 3 2 1 1 Ml L=3.0Um W=106.1Um AD=507.3P PD=246.0Um
M2 3 2 M2 L=3.0Um W=41.01Um AD=191.4P PD=102.6Um
M3 4 3 1 1 M3 L=3.0Um W=134.3Um AD=660.9P PD=314.4Um




-hPULSE 4.5 6Ns O.OlNs O.OlNs 6Ns 12Ns
.TEMP 85.0
.TRAN/OP l.ONS 42NS ONS O.INS
.PROBE
.PLOT TRAN V(2,0) V(4,0)
.PRINT TRAN V(2,0) V(4,0)
.OPTIONS NODE LIST OPTS ACCT LIMPTS=2000 NUMDGT=8 ITL5=0 ITL4=40
.WIDTH OUT = 80
.OP
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c.l Transistor sizing in







the design of high-speed
CMOS super buffers.

